The computational demands of computer vision tasks based on state-of-the-art Convolutional Neural Network (CNN) image classification far exceed the energy budgets of mobile devices. This paper proposes FixyNN, which consists of a fixed-weight feature extractor that generates ubiquitous CNN features, and a conventional programmable CNN accelerator which processes a dataset-specific CNN. Image classification models for FixyNN are trained end-to-end via transfer learning, with the common feature extractor representing the transfered part, and the programmable part being learnt on the target dataset. Experimental results demonstrate FixyNN hardware can achieve very high energy efficiencies up to 26.6 TOPS/W (4.81× better than iso-area programmable accelerator). Over a suite of six datasets we trained models via transfer learning with an accuracy loss of < 1% resulting in up to 11.2 TOPS/W -nearly 2× more efficient than a conventional programmable CNN accelerator of the same area.
INTRODUCTION
Real-time computer vision (CV) tasks such as image classification, object detection/tracking and semantic segmentation are key enabling technologies for a diverse range of mobile computing applications, including augmented reality, mixed reality, autonomous drones and automotive advanced driver assistance systems (ADAS). Over the past few years, convolutional neural network (CNN) approaches have rapidly displaced traditional hand-crafted feature extractors, such as Haar (Viola & Jones, 2004) and HOG (Dalal & Triggs, 2005) . This shift in focus is motivated by a marked increase in accuracy on key CV tasks such as image classification (Simonyan & Zisserman, 2014) . However, this highly desirable improvement in accuracy comes at the cost of a vast increase in computation and storage (Suleiman et al., 2017) , which must be met by the hardware platform. Mobile devices exhibit constraints in the energy and silicon area that can be allocated to CV tasks, which limits the adoption of CNNs at high resolution and frame-rate (e.g. 1080p at 30 FPS). This results in a gap in energy efficiency between the requirements for real-time CV applications and the power constraints of mobile devices. FixyNN proposes to split a deep CNN into two parts, which are implemented in hardware using a (shared) fixed-weight feature extractor (FFE) hardware accelerator for the shared front-end and a canonical programmable accelerator for the task-specific back-end.
close this energy efficiency gap: more efficient CNN architectures and more efficient hardware. The first is the design of more compact CNN architectures. MobileNetV1 (Howard et al., 2017) was an early and prominent example of this trend, where the CNN topology is designed to minimize both the number of multiply-and-accumulate (MAC) operations and the number of parameters, which is essentially the compute and storage required of the hardware platform.
arXiv:1902.11128v1 [cs.CV] 27 Feb 2019

FixyNN: Efficient Hardware for Mobile Computer Vision via Transfer Learning
MobileNetV1 similar accuracy to VGG (top-5 ImageNet 89.9% vs. 92.7%), with only ∼3% of the total parameters and MACs. The second trend is the emergence of specialized hardware accelerators tailored specifically to CNN workloads. Typical optimizations applied to CPU, GPU and accelerators include: provision for small floating-point and fixed-point data types, use of optimized statically-scheduled scratchpad memories (as opposed to cache memories), and an emphasis on wide dot-product and matrix multiplication datapaths.
In this paper we describe FixyNN, which builds upon both of these trends, by means of a hardware/CNN co-design approach to CNN inference for CV on mobile devices. Our approach ( Figure 1 ) divides a CNN into two parts. The first part of the network implements a set of layers that are common for all CV tasks, essentially producing a set of universal low-level CNN features that are shared for multiple different tasks or datasets. The second part of the network provides a task-specific CNN back-end. These two CNN parts are then processed on different customized hardware. The front-end layers are implemented as a heavily optimized fixed-weight feature extractor (FFE) hardware accelerator. The second part of the network is unique for each dataset, and hence needs to be implemented on a canonical programmable CNN hardware accelerator (Nvidia; Arm). Following this system architecture, FixyNN diverts a significant portion of the computational load from the CNN accelerator to the highly-efficient FFE, enabling much greater performance and energy efficiency. The use of highly aggressive hardware specialization in the FFE makes FixyNN a significant step forward towards closing the energy efficiency gap on mobile devices. At the same time, by leveraging transfer learning concepts, we are able to exploit aggressively optimized specialized hardware without sacrificing generalization.
This paper describes and evaluates FixyNN; the main contributions are listed below:
• A description of a hardware accelerator architecture for the fixed-weight feature extractor (FFE), including a survey of the potential optimizations.
• An open-source tool-flow (DeepFreeze) for automatically generating and optimizing an FFE hardware accelerator from a TensorFlow description.
• Demonstration of the use of transfer learning to generalize a single common FFE to train a number of different back-end models for different datasets.
• Present results that compare FixyNN against a conventional baseline at iso-area.
The remainder of the paper is organized as follows. A brief survey of related work is given in Section 2. Section 3 highlights the performance and power efficiency advantage of fixed-weight hardware datapaths, and describes our approach to buffering data in fixed-weight layers and our tool flow for automatically generated hardware. Section 4 describes how a fixed feature-extractor can be used with transfer learning principles to train networks for a variety of CV datasets of varying sizes. Section 5 outlines our experimental methodology, and Section 6 provides results that combine the hardware and machine learning experiments to show state-of-the-art performance for benchmark tasks. Section 7 concludes the paper.
RELATED WORK
CNN Hardware Accelerators. There is currently huge research interest in the design of high-performance and energy-efficient neural network hardware accelerators, both in academia and industry (Barry et al., 2015; Arm; Nvidia; Reagen et al., 2017a) . Some of the key topics that have been studied to date include dataflows (Chen et al., 2016b; Samajdar et al., 2018) , optimized data precision , systolic arrays (Jouppi et al., 2017) , sparse data compression and compute (Han et al., 2016; Albericio et al., 2016; Parashar et al., 2017; Yu et al., 2017; Ding et al., 2017; Whatmough et al., 2018) , bit-serial arithmetic (Judd et al., 2016) , and analog/mixed-signal hardware (Chen et al., 2016a; LiKamWa et al., 2016; Shafiee et al., 2016; Chi et al., 2016; Kim et al., 2016; Song et al., 2017) . There is also published work on hardware accelerators optimized for image classification for real-time CV (Buckler et al., 2018; Riera et al., 2018; Zhu et al., 2018) , along with simulation tools (SCALE-Sim).
Image Processing Hardware Accelerators. The hardware design of the fixed feature extractor in FixyNN is reminiscent of image signal processing hardware accelerators. In particular, the use of native convolution and line-buffering have been explored in prior works including (Ragan-Kelley et al., 2013; Hegarty et al., 2016; Lee & Messerschmitt, 1987; Horstmannshoff et al., 1997) .
Transfer Learning and Domain Adaptation. In FixyNN, we use transfer learning techniques to share an optimized fixed feature extractor amongst multiple different back-end CNN models. (Yosinski et al., 2014) first established the transferability of features in a deep CNN, outlining that the early layers of a CNN learn generic features that can be transferred to a wide range of related tasks. Fine-tuning the model on the new task yields better performance (Yosinski et al., 2014) than training from scratch. Transfer learning has subsequently found a wide range of applications. For example, a deep CNN trained on the ImageNet dataset (Russakovsky et al., 2015) was successfully transferred to detect pavement distress in roads (Gopalakrishnan et al., 2017) . Interestingly, more recent work demonstrated it is also pos- Figure 2 : A fully-parallel fixed-weight native convolution hardware datapath stage for a 3 × 3 CONV layer. Other CNN layer shapes are implemented in an identical fashion, but with different dimensions. "CS" denotes carry-save arithmetic representation. "BN" denotes batch normalization and incorporates the bias term. "Q" denotes a programmable quantization function that converts from 32-bit to 8-bit. The multiplier symbols actually represent fixed-weight shift-add scalers with a single input operand. Grey multipliers and signals denote hardware removed due to pruned zero or small non-zero weights.
sible to fix the last fully-connected layer in a CNN as a Hadamard matrix (Hoffer et al., 2018) .
Domain adaptation (Tzeng et al., 2015) is a concept closely related to transfer learning. It refers to learning adaptive models that work on different visual domains (e.g. hand-written digits versus printed street numbers). The residual adapter architecture (Rebuffi et al., 2017; marks the recent progress in this field to efficiently learn parametrized models for several tasks and domains simultaneously. FixyNN can benefit from future advances in transfer learning and domain adaptation techniques.
Hardware Generators for CNN Accelerators. A number of previous works have proposed solutions to automatically generate optimized hardware accelerator designs (Venieris et al., 2018; Mahajan et al., 2016; Sharma et al., 2016; Hernández-Lobato et al., 2016; Reagen et al., 2017b) . There are also some relevant contributions from the image processing domain (Ragan-Kelley et al., 2013; Hegarty et al., 2014) that similarly generate high-performance convolution hardware. The DeepFreeze tool we developed in this work was a necessity in order to explore fixed-weight feature extractors, as hand-written Verilog modules containing millions of parameters would have been impractical otherwise. We did not explore applying FixyNN on FPGAs (Umuroglu et al., 2017) in this paper, but plan to look at this in future work. We are also planning to explore heavily-constrained Internet-of-Things (IoT) applications (Kodali et al., 2017) in future work.
FIXED-WEIGHT FEATURE EXTRACTOR HARDWARE DESIGN
FixyNN combines two specialized hardware accelerators: a heavily-optimized fixed-weight feature extractor (FFE), and a more conventional programmable CNN accelerator.
This combination provides very high energy efficiency without sacrificing generalization across a range of datasets.
Fixing the weights of a convolution (CONV) layer in a fullyparallel, fully-pipelined FFE accelerator enables a number of aggressive hardware optimizations in the FFE, and therefore results in significantly improved throughput and energy efficiency, which cannot be matched by a programmable accelerator. We emphasize five major optimizations stemming from fixing weights in the hardware.
• Fixed Shift-Add Scalers. Hardware weight multipliers, which ordinarily have two input operands, are transformed into simple fixed scalers with a single input operand. Fixed scalers are formed by simply adding a series of hard-coded bit-wise shifts of the input operands and are very cheap in hardware. The number of bit-shifts and additions required per fixed multiplier is determined by the number of non-zero bits in the binary representation of the weight (i.e. Hamming weight). This represents a very significant strength reduction and results in substantial reduction in power consumption, logic delay and silicon area (Cooper et al., 2001 ).
• Zero-Overhead Weight Pruning. Weights with a zero or small non-zero value are redundant and can be explicitly removed from the datapath hardware. This results in a reduction in datapath area and power, linearly proportional to the weight sparsity for the layer. In a programmable CNN accelerator, there is overhead in exploiting sparsity, due to the requirement to encode the position in the matrix of non-zero weights (Parashar et al., 2017) .
• Optimized Intermediate Precision The precision used for multipliers and accumulators are typically set to the worst-case values in a programmable accelerator. However, in the FFE, we know the weights and their magnitude a-priori, and can therefore perform static analysis to optimize the product and accumulator bit-widths, which further reduces the hardware cost.
• Zero DRAM Bandwidth. The weights for the CONV layers implemented in the FFE are hard-coded in the datapath logic and do not need to be stored in memory. Hence, unlike a programmable accelerator, there is no need to access expensive off-chip DRAM when using the FFE.
• Minimal Activation Storage. By using native convolution that does not incur storage overheads for IM2COL expansion (Warden, 2015) , and also implementing fullypipelined hardware, we can reduce storage of activation feature maps to a minimum. This is in contrast to programmable accelerators, which typically process layers in a serial fashion, to maximize weight reuse, and therefore must buffer the entire output feature map for each layer at once.
In the remainder of this section, we describe the hardware design of the FFE. We first describe the arithmeric datapath stage, followed by the buffering stage, and finally the tool flow to automatically implement and optimize the FFE from a high-level model description.
Fully-Parallel Fixed-Weight CNN Datapath
The computation for each CONV layer is implemented as a flat, fully-parallel, pruned fixed-weight arithmetic logic stage ( Figure 2 ). The fixed scalars that replace the multipliers are generated by the synthesis tool, as the weights are embedded as literals in the Verilog hardware description language (HDL). These fixed scalars are also subsequently optimized by the synthesis tool to reduce gate-count, using techniques such as Booth recoding (Booth, 1951) , canonical signed-digit encoding and other well-known datapath optimizations (Zimmermann, 2009) . The adder trees following the multipliers are combined by the synthesis tool into a wide carry-save (CS) addition tree with a single carrypropagate adder (Zimmermann, 2009) . Following the convolutions, there are operations in each layer for batch normalization (BN) 1 , which scale and shift activations (and 1 A widely-adopted technique to improve performance and stability by ensuring layer outputs have zero mean and unit variintegrates the bias term), rectified linear unit (ReLU) activation function and a quantization step to convert from the wider precision of the accumulator node back to the narrow representation for activation data. As we will describe in Section 6.2, the BN parameters are important for transfer learning, so we keep these programmable, using dedicated registers. This is not a big overhead as there are a very small number of BN parameters. Simple max pooling layers are also supported.
Fully-Pipelined CNN Buffering
In contrast to programmable CNN accelerators that typically convert convolution into Generic Matrix Multiplication (GEMM), computing the CNN in a serial fashion, the FFE implements native convolution with fully-pipelined CONV layers. However, buffering is required between consecutive datapath stages, because a typical 3 × 3 × C CONV kernel, where C is the number of channels, consumes a 3 × 3 × C input pixel tensor per cycle, but generates only a single small 1 × 1 × C output tensor, where C is the number of output channels. Hence, we must buffer several 1 × 1 × C outputs into a larger 3 × 3 × C input for the next layer. This buffering function is achieved using the common approach of a line buffer, which stores activations of each layer row by row until the required tensor size has been built up. Figure 3 gives an overview of the arrangement for a simple CNN layer with a 3 × 3 kernel shape. In this case, due to the discrepancy in input/output tensor dimensions, we need to buffer three full rows before we can start to generate the larger tensors we need for the following layer. We implement the line buffer using simple single-port SRAMs, and therefore actually require four independent SRAM banks, such that we can write a single-row patch to one bank per cycle, and read the three-row patch from three banks per cycle, concurrently. After reading/writing the last pixel in a row, the four banks are rotated to overwrite the data associated with the oldest row (double-buffer). This arrangement can be further optimized (Hegarty et al., 2014; Ragan-Kelley et al., 2013) , for example, by using dual-port SRAMs, which were not available to us in our ance (Ioffe & Szegedy, 2015) . Following the SRAM line buffer, a flip-flop based shiftregister is implemented such that the convolution window moves efficiently over the feature map, without re-reading data. The shift-register consumes 1 × 3 × C pixels per cycle from the SRAM line buffer and outputs a 3 × 3 × C pixel volume per cycle. The advantage of the shift-register stage is an SRAM bandwidth reduction of 3×. Larger CNN kernels, such as 5 × 5 × C and 7 × 7 × C are arranged in a similar fashion, with dimensions scaled appropriately. Strides of more than one are also supported. We also make a provision to allow the activation data to be optionally streamed from any intermediate buffer stage, to allow a smaller number of fixed layers to be utilized for models that are more difficult to train via transfer learning.
DeepFreeze Tool Flow
To facilitate implementing FFE accelerators with possibly millions of hard-coded weights, we developed an opensource tool called DeepFreeze. DeepFreeze generates fixed CNN hardware accelerator designs for a specified set of layers from a model described in a standard machine learning software framework, such as TensorFlow.
DeepFreeze first parses the network from a given framework into an internal representation of that model. It then generates a fixed datapath from the model description using a direct code generation step, which reads the model weights and emits Verilog source code with the weights embedded as immediate values. Zero weights are automatically removed entirely from the hardware (pruning is assumed to be performed outside of the DeepFreeze tool-flow). During the datapath generation, the bit-widths of the fixed scalars are optimized individually based on the scalar value. The precision for the intermediate activations is specified as a hardware parameter, along with the accumulator width. The final Verilog is constructed by connecting consecutive combinational datapath stages with buffer stages, which are instantiated from a parameterized Verilog template. The generated Verilog can be directly read in by any synthesis tool for ASIC or FPGA implementation. DeepFreeze also generates a validation suite with testbench for simulation. Finally, the tool generates an estimate of power, performance and area (PPA) for the high-level model provided. This estimate uses simple extrapolations from data derived from implementation experiments, and is useful for rapid design space exploration.
TRANSFER LEARNING WITH A FIXED FEATURE EXTRACTOR
In the previous section, we described the hardware design of a fixed feature extractor accelerator that offers substantially better throughput/latency and energy compared to programmable CNN accelerators. However, we do not propose to fix the whole network for two reasons. Firstly, for large models, the silicon area of the fixed hardware accelerator would be prohibitive in most applications. Secondly, fixing the whole network would make it impossible to change the task or dataset; it would essentially result in a singlefunction hardware accelerator. Therefore, in FixyNN we propose to fix only a portion of the front-end of the network, and use a canonical programmable accelerator to process the remainder (Figure 1 ). The fixed portion provides a set of more universal CNN features specific to the application domain of vision tasks, whereas the programmable portion of the network specific to a given a dataset. In this section, we briefly outline how to train arbitrary CNN vision models that incorporate a fixed feature extractor implemented a-priori.
Transfer learning is a concept that we introduced in Section 2. Here, we highlight transfer learning as a concept that suggests it is perfectly feasible to train a new model that incorporates a fixed feature extractor, at least within the same application domain of CV. As previously motivated, the central advantage is that the performance and power efficiency of the fixed feature extractor are significantly superior. In addition, there are a number of auxiliary advantages, such as a significantly smaller model to store, maintain and update.
The CNN model architecture we use in this work is MobileNetV1 (Howard et al., 2017) , which is an efficient model designed for mobile computer vision. MobileNet exploits the efficient depth-wise separable convolution layer, which is composed of M 3 × 3 × 1 depth-wise convolution filters (M is the number of input channels) and N 1 × 1 × M point-wise convolution filters (N is the number of output channels). A depth-wise separable convolution layer costs between 8× to 9× less computation than a traditional 3 × 3 kernel. Additionally, MobileNet is a suitable architecture for FixyNN because the FFE can directly concatenate the depth-wise and point-wise kernels without any buffering, as the output dimensions of the depth-wise layer are the same as the input dimensions of the point-wise layer. MobileNet has 13 CONV layers in total, with a fully connected layer for final classification. The first CONV layer is a traditional convolution layer and the remaining 13 CONV layers are depth-wise separable layers. A width multiplication factor α (Howard et al., 2017) is introduced to explore different size models with the same basic architecture. For a given layer in the baseline MobileNet that has M input channels and N output channels, the same layer in MobileNet-α has αM input channels and αN output channels. The width multiplier value of α reduces the computational cost and parameters by roughly α 2 .
The procedure for training an image classification model on a given dataset is as follows. We start by assuming the fixed feature extractor has already been defined, using the MobileNet architecture trained on the ImageNet data. The early-layer weights are fixed for the feature extractor, while the remainder of the network is fine-tuned on the target dataset. Further details of the training procedure can be found in Section 5.2.
As discussed in Section 3, fixing the weights in the feature extractor leads to a number of optimizations that cannot be as easily exploited in a programmable accelerator. We may gain further benefits in latency, energy and silicon area through more aggressive optimization of the CNN layers for the fixed feature extractor by forcing more sparsity and Hamming weight reduction during training and fine-tuning.
EXPERIMENTAL METHODOLOGY
To evaluate FixyNN, we conduct experiments in both hardware modeling and transfer learning. The hardware modeling experiments compare FixyNN against state-of-the-art hardware accelerator designs. The transfer learning experiments evaluate generalization of a fixed feature extractor across a set of tasks. To explore the final FixyNN design space (Section 6.1), we combine PPA models of an FFE containing the first N layers of the network, along with the NVDLA programmable accelerator drawn from the published configurations. DeepFreeze is used to model the PPA of the fixed feature extractor. Since the hardware performance of the FFE is heavily dependent on the sparsity of the network, we assume a cautious 50% sparsity across the model for simplicity. Prior work has demonstrated that 50% of weights can be pruned from MobileNet with minimal accuracy loss (Zhu & Gupta, 2017) . The hardware modeling of NVDLA is from published data. Because the latency of the FFE is much lower than that of the programmable NVDLA in the configurations we tested, we assume perfect clock gating in FixyNN to eliminate FFE power when idle. Finally, we do not model FC layers as they are heavily memory bound and we would never be able to fix them anyway due to the huge number of parameters.
Hardware Modeling
Transfer Learning
The fixed feature extractor is constrained not only by silicon area considerations, but also by the achievable model accuracy. The foundational work on transfer learning showed that as more layers are transfered, the accuracy becomes limited due to change in representational power and the later layers are more task specific than the early layers (Yosinski et al., 2014) . In previous work, transfer learning is typically applied on big models such as AlexNet, which is prohibitively expensive from a hardware implementation point of view. Furthermore, it is arguably easier to perform transfer learning when the model capacity is very high as more parameters are available to fit the new dataset. In this paper, we perform a set of transfer learning experiments showing good performance with fixed weights on MobileNet, a much more constrained model.
Inspired by the visual decathlon challenge (Rebuffi et al., 2017) (Netzer et al., 2011) , Flowers102 (Flwr) (Nilsback & Zisserman, 2008) , FGVCAircraft (Airc) Benchmark (Maji et al., 2013) , and The German Traffic Sign Recognition (GTSR) Benchmark (Stallkamp et al., 2012) . These datasets vary in number of images, resolution and granularity. For example, ImageNet and CIFAR-100 are diverse datasets with a wide range of objects, while Flwr and Airc are fine-grained recognition tasks for specific vision domains of flowers and aircrafts respectively. Stochastic gradient descent with an initial learning rate of 0.01 and momentum of 0.9 is used to perform fine-tuning (except for GTSR dataset, where an initial learning rate of 0.001 is used for better convergence). The learning rate is decayed 10× every 100 epochs (200 epochs for GTSR). A batch size of 128 is used. The seven datasets come with different resolutions. For the purpose of standardization, all images are resized to 224 × 224 using bilinear interpolation. Data augmentation preproccessing is applied to all datasets. Random color distortion, flipping and cropping are applied. Horizontal left-right flipping is turned off for SVHN and GTSR, cropping ratio is also increased as these two datasets are street number and traffic sign photos. MobileNet-0.25 is a limited capacity model so little regularization is required. Weight decay of 4 × 10 −5 is used in fine-tuning (4 × 10
for GTSR).
To demonstrate generalization of this approach, a second set of experiments are carried out using MobileNet-1.0. MobileNet-1.0 has 569 million MACs and 4.24 million parameters, which is about 10× bigger than MobileNet-0.25. It is trained on ImageNet to an accuracy of 70.9%. We only transfer this model to CIFAR100 to showcase the similar trend of transfer learning performance for a bigger model. 
EXPERIMENTAL RESULTS
In this section, we first describe the hardware performance of FixyNN, then explore the CNN generalization performance and finally draw the two together with a discussion.
Hardware
To demonstrate the advantages of incorporating a FFE into a system, we begin by comparing the two hardware components of FixyNN. Figure 5 compares the throughput (TOPS) and energy efficiency (TOPS/W) for the FFE and programmable NVDLA accelerators over each of the 13 layers of MobileNet-0.25. Clearly, FFE outperforms NVDLA in all regards, showing an average improvement in TOPS and TOPS/W of 8.3× and 68.5×, respectively. This healthy improvement is essentially the motivation for exploring the fixed feature extractor. However, the silicon area required by the FFE is a practical limitation on the number of layers we can reasonably fix in the FFE. Figure 6 demonstrates how the area of the FFE scales with the number of fixed layers for several different size MobileNet networks. In FixyNN, we want to balance the distribution of layers between the FFE and the programmable accelerators to maximize energy efficiency and generalization (Section 6.2), given silicon area constraints.
Having demonstrated the advantages of the fixed feature extractor on single individual layers, we now demonstrate Table 2 : Pareto-optimal FixyNN configurations for a given area budget, with throughput and efficiency priority. "Improvement" is relative to an NVDLA configuration of comparable silicon area. All results shown are modeled in 16nm CMOS technology.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 Number of fixed layers a practical FixyNN system. We define a search space of potential FixyNN systems by combining a fixed feature extractor of a given size, and a programmable DLA of a given configuration (Table 1) . The design space is given in Figure 7 for throughput and energy efficiency. Each line in these plots is a different number of fixed layers, while each marker on each line is a different configuration of the programmable accelerator (Table 1) . Our baseline for comparison is a fully programmable NVDLA accelerator with no fixed layers, which represents the current state-ofthe-art.
In terms of throughput (Figure 7a ), all configurations scale approximately linearly with area. At small area budgets, the fully programmable baseline outperforms FixyNN, because the FFE is heavily bottlenecked by the programmable NVDLA, resulting in little benefit from the extra area consumed by the FFE. However at higher area budgets, FixyNN can afford to fix more layers, resulting in reduced load on the programmable DLA and large gains in throughput. In terms of energy efficiency (Figure 7b ), the baseline NVDLA scales well with area initially, due to an increase in data re-use and other amortizations, however it saturates (and even falls off) as limitations on utilization or memory bandwidth prohibit further gains. Due to the exceptional energy efficiency of the FFE, as the load diverted from the NVDLA to the FFE increases, so too does the energy efficiency. This becomes significant at area budgets greater than 1mm 2 , at which point it becomes more efficient to utilize silicon area to fix more layers of the network than it is to scaling up the programmable accelerator.
An additional advantage of the FFE is the fact that it does not require access to expensive off-chip DRAM memory for either weights or activations, since weights are fixed in the datapath and activations are minimally pipelined in efficient and compact line buffers on-chip. This saves power, and also sidesteps an important system-level constraint; NVDLA rapidly becomes bottlenecked on DRAM bandwidth as the accelerator is scaled up. Table 2 gives pareto-optimal FixyNN configurations from the design space in Figure 7 , given different design constraints. In general, this table shows it is more effective to implement a larger FFE at higher area budgets (above 1mm 2 ), as scaling the programmable NVDLA provides diminishing benefits beyond ∼1mm 2 . With an area budget of 4mm 2 , FixyNN provides up to 2.55× and 5.84× improvement in TOPS and TOPS/W respectively, at iso-area for MobileNet-0.25.
We chose to investigate the optimal configuration for energy efficiency at an area budget of 2-3mm 2 (11 fixed layers with NVDLA configuration C). Figure 8 shows a breakdown of the PPA between the FFE and the programmable DLA. This figure demonstrates how even though the fixed datapath performs a large majority of the operations in the network, it only takes a small fraction of the energy and latency that the programmable NVDLA requires.
The optimal configurations of FixyNN are dependent on the size of the model. We repeated the experiment above, but using the larger MobileNet-1.00. FixyNN now provides benfits at area budgets greater than 3mm 2 , compared to the 1mm 2 break-even point for MobileNet-0.25. At an area budget of 4mm 2 , fixing the first 4 layers of the network provides a 1.28× improvement in energy efficiency. This improvement is even greater at larger areas. The published results for NVDLA do not include any configuration larger than 3.3mm 2 , and therefore it is difficult to make a fair evaluation at larger area budgets. Nonetheless, we expect that as NVDLA scales up, memory bandwidth will bottleneck the system, resulting in reduced throughput and energy benefit. FixyNN solves this problem by reducing the load on DRAM. Our experiments show that for datasets CIFAR-100, CIFAR-10, SVHN and Flwr, we can fix 77% of the network while suffering less than 2% loss in model accuracy. For datasets Airc and GTSR, similar accuracy performance relative to the baseline requires fixing a smaller percentage of the network in FFE (between 27% and 44%).
Model Accuracy
Transfer learning models are trained in floating-point datatype without forcing sparsity. Pruning and quantization are orthogonal to transfer learning and will affect model accuracy equally regardless of being transferred or not. Our observation for accuracy loss will hold even after further pruning and quantization of the model.
In Table 4 , we report transfer learning accuracies for MobileNet-1.0. Only results on CIFAR-100 are shown here. Similar trend in transfer learning accuracy loss is observed. Overall accuracies are improved as MobileNet-1.0 has a bigger model capacity. Fixing the first 11 convolution layers of the network with adaptive BN results in 1.6% accuracy drop.
Discussion
Having presented the experimental results, we finally draw together some conclusions regarding the design of FixyNN systems. Summarizing Section 6.1, we found that the hardware throughput and energy-efficiency gains of FixyNN outpaces the baseline of an iso-area programmable NVDLA accelerator at the same silicon area cost when we fix 7 or more layers of Mobilenet-0.25. The hardware throughput and energy efficiency of FixyNN reach as high as 5.64 TOPS (2.55× better than the iso-area NVDLA baseline) and 26.62 TOPS/W (4.81× better than the iso-area NVDLA baseline) respectively, at an area budget of < 4mm 2 . On the other hand, Section 6.2 demonstrates experimentally that as we fix more layers in the FFE, the task of training a new network incorporating the FFE on a different dataset becomes more challenging, and will generally incur an accuracy loss which depends on the dataset. Therefore, in practice, the system designer must balance the requirements of throughput/energy-efficiency and accuracy across a variety of datasets. While this is obviously a nuanced trade-off, we offer a straightforward analysis to help emphasize the potential benefit of the FixyNN.
We consider an arbitrary constraint that the maximum tolerable degradation in accuracy is no greater than 2% on the suite of six transfered datasets we examined in Section 6.2. We also specify a <3mm 2 silicon area budget for accelerating CV workloads. A FixyNN system that fixes 4 layers (27.1% Ops) with adaptive BN, a 0.38mm 2 FFE and NVDLA config. E, can meet this specification, with a total area of 2.18mm 2 . Over all six datasets we studied, this FixyNN configuration achieves a maximum accuracy degradation of no more than 1.0%, with the most challenging being Airc. If we compare this design to a baseline consisting of a larger NVDLA of the same silicon area as the total FixyNN design (2.18mm
CONCLUSION
Real-time computer vision workloads on mobile devices demand extremely high energy-efficiency for CNN computations, which can only be achieved with specialized hardware. This paper evaluates FixyNN as a solution derived from closer integration of computer systems and machine learning. FixyNN achieves an optimal balance of energyefficiency from processing part of the network with heavily customized hardware for CNN feature extraction, and generalization to different CV tasks by means of a programmable portion that is trained using transfer learning. Our experimental evaluation demonstrates that FixyNN hardware can achieve very high energy efficiency of up to 26.6 TOPS/W (4.81× better than iso-area programmable accelerator). We considered a suite of six image classification problems, and found we can train models using transfer learning with an accuracy loss of < 1%, and achieving up to 11.2 TOPS/W, which is nearly 2× more efficient than a conventional programmable CNN accelerator of the same area.
